1

KAYNAKLAR

1PERRY, D. L., VHDL, McGraw-Hill International Editions, (1991).

2BERGÉ, J. M., FONKOUA, A., MAGINOT, S., and ROUILLARD, J., VHDL Designer's Reference, Kluwer Academic Publishers, (1992).

3HSU, Y. C., TSAI, K. F., LIU, J. T., LIN and E. S., VHDL Modelling for Digital Design Synthesis, Kluwer Academic Publishers, (1995).

4DEGROAT, J. E., Transparent Logic Modelling in VHDL, IEEE Design & Test of Computers, pp. 42-48, June (1990).

5MARVEN, C. and EWERS, G., A Simple Approach to Digital Signal Processing, Texas Instruments, (1994).

6TAKAGI, N., YASUURA, H., YAJIMA, S., High-Speed VLSI Multiplication Algorithm with a Redundant Binary Addition Tree, IEEE Trans. on Computers, vol. C-34, no. 9, pp. 789-796., Sept. (1985).

7COOPER, A. R., Parallel architecture modified Booth multiplier, IEE Proceedings, vol. 135, Pt. G, no. 3, pp. 125-128, June (1988).

8SUNDER, S., A fast multiplier based on the modified Booth algorithm, Int. J. Electronics, vol. 75, no. 2, pp. 199-208, (1993).

9SANTORO, M. R., SPIM: A pipelined 6464-bit iterative multiplier, IEEE J. Solid-State Circuits, vol. 24, no. 2, pp. 487-493, April (1989).

10MORI, J., NAGAMATSU, M., HITANO, M., TANAKA S., NODA, M., TOYOSHIMA, Y., HASHIMOTO, K., HAYASHIDA, H., MAEGUCHI, K., A 10-ns 5454-b Parallel structured full array multiplier with 0.5-m CMOS technology, IEEE J. Solid-State Circuits, vol. 26, no. 4, pp. 600-606, April (1991).

11KUNINOBU, S., NISHIYAMA, T., TANIGUCHI, T., High speed MOS multiplier and divider using redundant binary representation and their implementation in a microprocessor, IEICE Trans. Electron., vol. E76-C, no. 3, pp. 436-445, Mar. (1993).

12WANG, Z., JULLIEN, G. A., MILLER, W. C., A new design technique for column compression multipliers, IEEE Trans. on Computers, vol. 44, no. 8, pp. 962-970, Aug. (1995).

13OKLOBDZIJA, V., VILLEGER, D., LIU, S. S., A method for speed optimised partial product reduction and generation of fast parallel multipliers using an algorithmic approach, IEEE Trans. on Computers, vol. 45, no. 3, pp. 294-306, March (1996).

14MAKINO, H., NAKASE, Y., SUZUKI, H., MORINAKA, H., SHINOHARA, H. and MASHIKO,K., An 8.8 ns 54x54 bit Multiplier with High Speed Redundant Binary Architecture, IEEE J. Solid-State Circuits, vol. 31, no. 6, June (1996).

15AVIZIENIS, A., Signed digit number representation for fast parallel arithmetic, IRE Trans. Electron. Comput., vol. EC-10, pp. 389-400, Sept. (1961).

16BOOTH, A. D., A Signed Binary Multiplication Technique, Q. J. Mech. Appl. Math. 4, pp. 236-240, (1951).

17SHANBHAG, N. R. and JUNEJA, P., Parallel Implementation of a 44-bit Multiplier Using Modified Booth's Algorithm, IEEE J. Solid-State Circuits, vol. 23, no. 4, August (1988).

18COOPER, A. R., Parallel Architecture Modified Booth Multiplier, IEE Proceedings, vol. 135, Pt. G, no. 3, June (1988).

19SUNDER, S., A Fast Multiplier Based on the Modified Booth Algorithm, Int. J. Electronics, vol. 75, no.2, pp. 199-208., (1993).

20ROORDA, M., Method to reduce the sign bit extension in a multiplier that uses the modified Booth algorithm, Electron. Lett., 22, (20), pp. 1061-1062, (1986).

21HARATA, Y., NAKAMURA, Y., NAGASE, H., TAKIGAWA, M. and TAKAGI, N., A High Speed Multiplier Using a Redundant Binary Adder Tree, IEEE Journal of Solid-State Circuits, vol. SSC-22, pp. 28-34, Feb. (1987).

22RAJASHEKHARA, T. N. and NALE, A. S., Conversion from Signed-digit to Radix Compliment Representation, Int. J. Electronics, vol. 69, pp. 717-721, (1990).

23SRINIVAS, H. R. and PARTHI, K. K., A Fast VLSI Adder Architecture, IEEE J. Solid-State Circuits, vol. 27, pp. 761-767, May. (1992).

24RAJASHEKHARA, T. N. and KAL, O., Fast Multiplier Design Using Redundant Signed-digit Number," Int. J. Electronics, vol. 69, pp. 359-368, (1990).

25VILLEGER, D. and OKLOBDZIJA, V. G., Evaluation of Booth Encoding Techniques for Parallel Multiplier Implementation, Electronics Letters, vol. 29, no. 23, November (1993).

26KUMAR, K. A. and PETRASKO, B., Designing a Custom DSP Circuit Using VHDL, IEEE Micro, pp. 46-53, Oct. (1990).

27MARVEN, C. and EWERS, G., A Simple Approach to Digital Signal Processing, Texas Instruments, (1994).

28ALMAINI, A. E. A., Electronic Logic Systems, Prentice Hall, (1986).

29IENNE, P., and VIREDAZ, A. M., Bit-serial multipliers and squarers, IEEE Transactions on Computers, vol. 43, no. 12, p. 1445-1450, Dec. (1994).

30HARATA, Y., NAKAMURA, Y., NAGASE, H., TAKIGAWA, M., TAKAGI, N., A High-Speed Multiplier Using a Redundant Binary Adder Tree, IEEE Jour. Of Solid-State Circuits, vol., SC-22, no. 1, pp. 28-33, Feb. (1987).

31VASSILIADIS, S., SCHWARZ, E. M., SUNG B. M., Hard-wired multipliers with encoded partial products, IEEE Transactions on Computers, vol. 40, no. 11, pp. 1181-1197, Nov. (1991).

32MARTEL, C., RAVI, R., OKLOBDZIJA, V., STELLING, P. F., Design strategies for optimal multiplier circuits, Proc. 12th IEEE Symp. Computer Arithmetic, Bath, England, July 19-21, (1995).

33OKLOBDZIJA, V., VILLEGER, Multiplier design utilising improved column compression tree and optimised final adder in CMOS technology, Proc. 10th anniversary Symp. VLSI Circuits, Taipei, Taiwan, May (1993).

34SALOMON, O., GREEN, J. M., KLAR, H., General algorithms for a simplified addition of 2's complement numbers, IEEE J. Solid State Circuits, vol. 30, no. 7, July (1995).

35KIDAMBI, S. S., EL-GUIBALY, F., ANTONIOU, A., Area-efficient multipliers for digital signal processing applications, IEEE Trans. on Circuits and Systems-II: Analog and Digital Signal Processing, vol. 43, no. 2, pp. 90-95, Feb. (1996).

36CARAISCOS, C. G. and PEKMESTZI, K. Z., Low-Latency Bit-Parallel Systolic VLSI Implementation of FIR Digital Filters, IEEE Trans. on Circuits and Systems-II: Analog and Digital Signal Processing, vol. 43, no. 7, pp. 529-534, July (1996).

37ZIMMERMANN, R., Non-heuristic optimisation and synthesis of parallel- prefix adders, International Workshop on Logic and Architecture Synthesis (IWLAS'96), Grenoble, December (1996).

38ZIMMERMANN, R., Lecture notes on Computer arithmetic: Principles, architectures, and VLSI Design, Integrated Systems Laboratory, Swiss Federal Institute of Technology (ETH), July (1997).

39BONATTO, P., OKLOBDZIJA, V. G., Evaluation of Booth's algorithm for implementation in parallel multipliers, IEEE Proceedings of ASILOMAR-29, pp. 608-610, (1996).

40GOTO, G., INOUE, A., OHE, R., KASHIWAKURA, S., MITARAI, S., TSURU, T., IZAWA, T., A 4.1-ns compact 5454-b multiplier utilising sign-select Booth encoders, IEEE J. Solid-State Circuits, vol. 32, no. 11, pp. 1676-1682, Nov. (1997).

41ERCEGOVAC, M. D., A general hardware-oriented method for evaluation of functions and computations in a digital computer, IEEE Trans. on Computers, vol. C-26, no. 7, pp. 667-680, July (1977).

42TRIVEDI, K. S., ERCEGOVAC, M. D., On line algorithms for division and multiplication, IEEE Trans. on Computers, vol. C-26, no. 7, pp. 681- 687, July (1977).

43GOTO, G., SATO, T., NAKAJIMA, M., SUKEMURA, T., A 5454-b regularly structured tree multiplier, IEEE J. Solid-State Circuits, vol. 27, no. 9, pp. 1229-1236, Sept. (1992).