Physical Synthesis for Power Under Process Variation

Jason Cong (UCLA CS Dept. , (310)206-2775) and Tony Chan (UCLA Math Dept. )

References

[Agarwal05] A. Agarwal, K. Chopra, D. Blaauw, and V. Zolotov. Circuit optimization using statistical static timing analysis. In Proceeding of Design Automation Conference, 321-324, 2005.

[Bahar01] R. I. Bahar, and S. Manne. Power and energy reduction via pipeline balancing. In Proceeding of of 28th International Symposium on Computer Architecture (ISCA), Jul. 2001, 218-229.

[Bai02] X. Bai, C. Visweswariah, P. Strenski, and D. Hathaway. Uncertainty-aware circuit optimization. In Proceeding of Design Automation Conference, 58-63, 2002.

[Ben-Tal98] A. Ben-Tal and A. Nemirovski. Robust convex optimization. Mathematics of Operations Research, 23: 769-805, 1998.

[Ben-Tal00] A. Ben-Tal and A. Nemirovski. Robust solutions of linear programming problems contaminated with uncertain data. Mathematical Programming, 88:411-424, 2000.

[Borkar 01] S. Borkar Low power design challenges for the decade (invited talk).In Proceeding of of the 2001 conference on Asia South Pacific Design Automation, 293-296, 2001

[Boyd01] S. Boyd, L. Vandenberghe, and A. E. Gamal. Design of robust global power and ground networks. In Proceeding of International Symp. on Phys. Design, 60-65, 2001.

[Brodersen02] R.W. Brodersen, M.A. Horowitz, D. Markovic, B. Nikolic and V. Stojanovic. Methods for True Power Minimization. IEEE/ACM International Conference on Computer Aided Design, 35-42, November 2002

[Calafiore05] G. Calafiore and M. C. Campi. Uncertain convex programs: randomized solutions and confidence levels. Mathematical Programming Series A, 102(1):25-46, 2005.

[Chan05] T.Chan, J. Cong, and K. Sze. Multilevel Generalized Force-directed Method for Circuit Placement. In Proceeding of of the International Symposium on Physical Design, 185-192, April, 2005 (Best Paper Award)

[Chandrakasan95] A. Chandrakasan and R. Brodersen. Minimizing power consumption in digital CMOS circuits. Proceeding of the IEEE, vol. 83, pp. 498-523, Apr 1995.

[Charnes59] A. Charnes and W. Cooper. Chance constrained programming. Management Science, B6(1):73-79, 1959.

[Cong94] J. Cong and C.-K. Koh. Simultaneous driver and wire sizing for performance and power optimization. IEEE Transactions on VLSl Systems, vol. 2, pp. 408-425, Dec 1994.

[Correale95] A. Correale JR. Overview of the power minimization techniques employed in the IBM PowerPC 4xx embedded controllers. In Proceeding of International Symposium on Low Power Electronics and Design (ISLPED), 75–80, 1995.

[Hu05] Bo Hu , Malgorzata Marek-Sadowska. Multilevel fixed-point-addition-based VLSI placement, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol:24, Issue: 8, 1188- 1203, August, 2005

[Kahng05] A. B. Kahng, S. Reda and Q. Wang. APlace: A General Analytic Placement Framework. International Symposium on Physical Design, 233-235, April, 2005.

[Mani05] M. Mani, A. Devgan, and M. Orshansky. An efficient algorithm for statistical minimization of total power under timing yield constraints. In Proceeding of Design Automation Conference, 309-314, 2005.

[Singh95] D. Singh, J. Rabaey, M. Pedram et al. Power-conscious CAD tools and methodologies - A Perspective. Proceedings of the IEEE, vol. 83 - no 3, pp. 570-594, April 1995

[Singh05a] J. Singh, V. Nookala, Z.-Q. Luo, and S. Sapatnekar. Robust gate sizing by geometric programming. In Proceeding of Design Automation Conference, 315-320, 2005.

[Singh05b] Ashish K. Singh, Murari Mani, Michael Orshansky. Statistical Technology Mapping for Parametric Yield. Proceedings of International Conference on Computer Aided Design, November 2005

[Vorwerk05] K. Vorwerk and A. Kennings. An improved multi-level framework for force-directed placement. ACM/IEEE Design Automation and Test in Europe , Vol 2, 902-907, 2005.

[Wang98] Q. Wang and S. Vrudhula. Static power optimization of deep submicron CMOS circuits for dual q technology. In International Conference on Computer-Aided Design, 490-494, 1998.

[Wei98] L. Wei, Z. Chen, M. Johnson, K. Roy, and V. De. Design and optimization of low voltage high performance dual threshold CMOS circuits. In Design Automation Conference, 489-494, 1998.