Dr. Ambedkar Institute of Technology

(An Autonomous Institution affiliated to VTU Belgaum)

DEPARTMENT OF ELECTRONICS & INSTRUMENTATION ENGINEERING

SCHEME OF TEACHING AND EXAMINATION 2016-2018

M.Tech in ELECTRONICS

I SEMESTER

Subject
Code / Title / Teaching Department / Teaching hours/week / Examination
L / T / P / Credits / Duration
(hrs) / CIE / Theory/Practical
SEE / Total
Marks
ELD11 / Advanced Engineering Mathematics / Maths / 03 / 02 / 00 / 04 / 03 / 50 / 50 / 100
ELD12 / VLSI Design / EI / 04 / 00 / 00 / 04 / 03 / 50 / 50 / 100
ELD13 / Advanced Embedded System / EI / 04 / 00 / 00 / 04 / 03 / 50 / 50 / 100
ELD14 / Digital Circuit and Logic Design / EI / 03 / 02 / 00 / 04 / 03 / 50 / 50 / 100
ELD15X / Elective-1 / EI / 04 / 00 / 00 / 04 / 03 / 50 / 50 / 100
ELDL16 / Digital Electronics Lab -1 / EI / - / - / 4 / 02 / 03 / 50 / 50 / 100
ELDS17 / Technical Seminar / EI / - / 00 / 00 / 02 / 03 / 50 / 50 / 100
ELDM18 / Mini project / EI / - / - / - / 02 / 03 / 50 / 50 / 100
Total / 20 / 04 / 06 / 26 / 24 / 400 / 400 / 800
ELECTIVE-1
Subject Code / Title of the Subject
ELD151 / Digital System Design using Verilog
ELD152 / Transformation Techniques
ELD153 / ASIC Design
ELD154 / Wireless and Adhoc Networks

Dr. Ambedkar Institute of Technology

(An Autonomous Institution affiliated to VTU Belgaum)

DEPARTMENT OF ELECTRONICS & INSTRUMENTATION ENGINEERING

SCHEME OF TEACHING AND EXAMINATION 2016-2018

M.Tech in ELECTRONICS

II SEMESTER

Subject
Code / Title / Teaching Department / Teaching hours/week / Examination
L / T / P / Credits / Duration
(hrs) / CIE / Theory/Practical
SEE / Total
Marks
ELD21 / Advanced DSP / EI / 03 / 02 / 00 / 04 / 03 / 50 / 50 / 100
ELD22 / Coding Theory / EI / 04 / 00 / 00 / 04 / 03 / 50 / 50 / 100
ELD23 / Soft computing / EI / 03 / 02 / 00 / 04 / 03 / 50 / 50 / 100
ELD24 / Real Time Operating System / EI / 04 / 00 / 00 / 04 / 03 / 50 / 50 / 100
ELD25 / Research Methodology / EI / 04 / 00 / 00 / 04 / 03 / 50 / 50 / 100
ELD26X / Elective-2 / EI / - / - / 04 / 02 / 03 / 50 / 50 / 100
ELDL27 / Digital Electronics Lab -2 / EI / 02 / 00 / 00 / 02 / 03 / 50 / 50 / 100
ELDM28 / Mini project / EI / - / - / 04 / 02 / 03 / 50 / 50 / 100
Total / 20 / 04 / 08 / 26 / 24 / 400 / 400 / 800
ELECTIVE-2
Subject Code / Title of the Subject
ELD 261 / Adaptive Signal Processing
ELD 262 / Multimedia Communication
ELD 263 / Advances in video and image processing
ELD 264 / Data Encryption Techniques

1

Sub Title : VLSI DESIGN
Sub Code: ELD12 / No. of Credits:4 = 4:0:0(L-T-P) / No. of Lecture hours / week : 4Hrs
Exam Duration : 3 Hrs / CIE + SEE = 50 + 50=100 / Total No. of contact hours : 52

Course Objectives:This course will enable students to:

  1. Explain VLSI Design Methodologies
  1. Learn Static and Dynamic operation principles, analysis and design of inverter circuit.
  1. Infer state of the art Semiconductors Memory circuits.
  1. Outline the comprehensive coverage of Methodologies and Design practice that are used to reduce the Power Dissipation of large scale digital circuits.

Illustrate VLSI and ASIC design.

UNIT NO. / SYLLABUS CONTENT / No. of TEACHING HOURS
1 / MOS Transistor: The Metal Oxide Semiconductor (MOS) Structure, The MOS System under External Bias, Structure and Operation of MOS Transistor, MOSFET Current-Voltage Characteristics, MOSFET Scaling and Small-Geometry Effects.
MOS Inverters-Static Characteristics: Introduction,Resistive-Load Inverter, Inverters with n- Type MOSFET Load. / 10 Hours
2 / MOS Inverters-Static Characteristics: CMOS Inverter. MOS Inverters: Switching Characteristics and Interconnect Effects: Introduction, Delay-Time Definition, Calculation of Delay Times, Inverter Design with Delay Constraints, Estimation of Interconnect Parasitic, Calculation of Interconnect Delay, Switching
Power Dissipation of CMOS Inverters. / 11 Hours
3 / Semiconductor Memories: Introduction, Dynamic Random Access Memory (DRAM), Static Random Access Memory (SRAM), Nonvolatile Memory, Flash Memory, Ferroelectric Random Access Memory (FRAM). / 10 Hours
4 / Review of MOS Circuits: MOS and CMOS static plots, switches, comparison between CMOS and BI - CMOS. MESFET and MODFET operations, quantitative description of MESFETS.MIS systems in equilibrium, under bias, small signal operation of MESFETS and MOSFETS.
Short Channel Effects and Challenges to CMOS: Short channel effects, scaling theory, processing challenges to further CMOS miniaturization / 10 Hours
5 / Beyond CMOS: Evolutionary advances beyond CMOS, carbon Nanotubes, conventional vs. tactile computing, computing, molecular and biological computing Mole electronics-molecular Diode and diode- diode logic.
Super Buffers and Bi-CMOS: Introduction, RC delay lines, super buffers- An NMOS super buffer, tri state super buffer and pad drivers, CMOS super buffers, Dynamic ratio less inverters, large capacitive loads, pass logic, designing of transistor logic, General functional blocks -NMOS and CMOS functional blocks. / 11 Hours

Note: Unit 4 and Unit 5 have internal choice.

Course outcomes: After studying this course, students will be able to:

1. Analyse issues of On-chip interconnect Modelling and Interconnect delay calculation.

2. Analyse the Switching Characteristics in Digital Integrated Circuits.

3. Use the Dynamic Logic circuits in state of the art VLSI chips.

4. Study critical issues such as ESD protection, Clock distribution, Clock buffering, and Latch phenomenon.

5. Use Bipolar and Bi-CMOS circuits in very high speed design.

Text Book:

Sung Mo Kang & Yosuf Leblebici, “CMOS Digital Integrated Circuits: Analysis

and Design”, Tata McGraw-Hill, Third Edition.

Reference Books:

1. Neil Weste and K. Eshragian, “Principles of CMOS VLSI Design: A System

Perspective”, Second Edition, Pearson Education (Asia) Pvt. Ltd. 2000.

2. Wayne, Wolf, “Modern VLSI Design: System on Silicon” Prentice Hall

PTR/Pearson Education, Second Edition, 1998.

3. Douglas A Pucknell & Kamran Eshragian, “Basic VLSI Design”, PHI 3rd

Edition (original Edition – 1994).

Sub Title : ADVANCED EMBEDDED SYSTEM
Sub Code: ELD13 / No. of Credits:4 = 4:0:0(L-T-P) / No. of Lecture hours / week : 4Hrs
Exam Duration : 3 Hrs / CIE + SEE = 50 + 50=100 / Total No. of contact hours : 52

Course Objectives:This course will enable students to:

  • Understand the basic hardware components and their selection method based on the characteristics and attributes of an embedded system.
  • Describe the hardware software co-design and firmware design approaches
  • Explain the architectural features of ARM CORTEX M3, a 32 bit microcontrollerincluding memory map, interrupts and exceptions.
  • Program ARM CORTEX M3 using the various instructions, for different applications

UNIT NO. / SYLLABUS CONTENT / No. of TEACHING HOURS
1 / Embedded System: Embedded vs General computing system, classification, application and purpose of ES. Core of an Embedded System, Memory, Sensors, Actuators, LED, Opto coupler, Communication Interface, Reset circuits, RTC, WDT, Characteristics and Quality Attributes of Embedded Systems / 10 Hours
2 / Hardware Software Co-Design, embedded firmware design approaches, computational models, embedded firmware development languages, Integration and testing of Embedded Hardware and firmware, Components in embedded system development environment (IDE), Files
generated during compilation, simulators, emulators and debugging ( / 11 Hours
3 / ARM-32 bit Microcontroller: Thumb-2 technology and applications of ARM, Architecture of ARM Cortex M3, Various Units in the architecture, General Purpose Registers, Special Registers, exceptions, interrupts, stack operation, reset sequence / 11 Hours
4 / Instruction Sets: Assembly basics, Instruction list and description, useful instructions, Memory Systems, Memory maps, Cortex M3 implementation overview, pipeline and bus interface / 10 Hours
5 / Exceptions, Nested Vector interrupt controller design, Systick Timer, Cortex-M3 Programming using assembly and C language, CMSIS / 10 Hour

Note: Unit 2 and Unit 3 have internal choice.

Course Outcomes:

After studying this course, students will be able to:

  • Understand the basic hardware components and their selection method based on the characteristics and attributes of an embedded system.
  • Explain the hardware software co-design and firmware design approaches.
  • Acquire the knowledge of the architectural features of ARM CORTEX M3, a 32 bit microcontroller including memory map, interrupts and exceptions.
  • Apply the knowledge gained for Programming ARM CORTEX M3 for different applications.

Text Books:

  1. K. V. Shibu, "Introduction to embedded systems", TMH education Pvt. Ltd. 2009
  2. Joseph Yiu, “The Definitive Guide to the ARM Cortex-M3”, 2nd edn, Newnes,

(Elsevier), 2010.

Reference Book:

James K. Peckol, "Embedded systems- A contemporary design tool", John Wiley, 2008.

Sub Title : DIGITAL CIRCUITS AND LOGIC DESIGN
Sub Code: ELD14 / No. of Credits:4 = 3:2:0(L-T-P) / No. of Lecture hours / week : 5Hrs
Exam Duration : 3 Hrs / CIE + SEE = 50 + 50=100 / Total No. of contact hours : 65

Course Objectives:This course will enable students to:

  • Understand the concepts of sequential machines
  • Design Sequential Machines/Circuits
  • Analyze the faults in the design of circuits
  • Apply fault detection experiments to sequential circuits

UNIT NO. / SYLLABUS CONTENT / No of Hours
Theory / Tutorial
1 / Threshold Logic: Introductory Concepts, Synthesis of Threshold Networks, Capabilities, Minimization, and Transformation of Sequential Machines: The Finite- State Model, Further Definitions, Capabilities. / 08Hours / 05Hours
2 / Fault Detection by Path Sensitizing, Detection of Multiple Faults, Failure-Tolerant Design, Quadded Logic, Reliable Design and Fault Diagnosis Hazards: Fault Detection in Combinational Circuits. / 08Hours / 05Hours
3 / Fault-Location Experiments, Boolean Differences, Limitations of Finite – State Machines, State Equivalence and Machine Minimization, Simplification of Incompletely Specified Machines. / 08Hours / 05Hours
4 / Structure of Sequential Machines: Introductory Example, State Assignments Using Partitions, The Lattice of closed Partitions, Reductions of the Output Dependency, Input Independence and Autonomous Clocks, Covers and Generation of closed Partitions by state splitting, Information Flow in Sequential Machines, ELDecompositions, Synthesis of Multiple Machines. / 08Hours / 05Hours

Note: Unit 2 and Unit 3 have internal choice.

Course outcomes: At the end of the course, the students will be able to:

  • Understand the concepts of sequential machines
  • Design Sequential Machines/Circuits
  • Analyze the faults in the design of circuits

Apply fault detection experiments to sequential circuits

Text Book:

Zvi Kohavi, “Switching and Finite Automata Theory”, 2nd Edition, TMH.

Reference Books:

1. Charles Roth Jr., “Digital Circuits and logic Design”, 7th edn, Cengage Learning,

2014.

2.Parag K Lala, “Fault Tolerant And Fault Testable Hardware Design”, Prentice HallInc. 1985.

3. E. V. Krishnamurthy, “Introductory Theory of Computer”, Macmillan Press Ltd,

1983.

4. Mishra & Chandrasekaran, “Theory of computer science – Automata, Languages

and Computation”, 2nd Edition, PHI, 2004.

Sub Title : DIGITAL SYSTEM DESIGN USING VERILOG
Sub Code: ELD151 / No. of Credits:4 = 4:0:0(L-T-P) / No. of Lecture hours / week : 4Hrs
Exam Duration : 3 Hrs / CIE + SEE = 50 + 50=100 / Total No. of contact hours : 52

Course objectives: This course will enable students to:

  • Understand the concepts of Verilog Language
  • Design the digital systems as an activity in a larger systems design context.
  • Study the design and operation of semiconductor memories frequently used in application specific digital system.
  • Inspect how effectively IC’s are embedded in package and assembled in PCB’s fordifferent application
  • Design and diagnosis of processors and I/O controllers they can be used in
  • embedded systems

UNIT NO. / SYLLABUS CONTENT / No. of TEACHING HOURS
1 / Introduction and Methodology: Digital Systems and Embedded Systems, Binary representation and Circuit Elements, Real-World Circuits, Models, Design Methodology. / 10 Hours
2 / Number Basics: Unsigned and Signed Integers, Fixed and Floating-point Numbers.
Sequential Basics: Storage elements, Counters, Sequential Data paths and Control, Clocked Synchronous Timing Methodology. / 11 Hours
3 / Memories: Concepts, Memory Types, Error Detection and Correction.
Implementation Fabrics: ICs, PLDs, Packaging and Circuit Boards, Interconnection and Signal Integrity. / 11 Hours
4 / Processor Basics: Embedded Computer Organization, Instruction and Data, Interfacing with memory.
I/O interfacing: I/O devices, I/O controllers, Parallel Buses, Serial Transmission, I/O software. / 10 Hours
5 / Accelerators: Concepts, case study, Verification of accelerators.
Design Methodology: Design flow, Design optimization, Design for test / 10 Hour

Note: Unit 3 and Unit 4 have internal choice.

Course outcomes: After studying this course, students will be able to:

1. Design embedded systems, using small microcontrollers, larger CPUs/DSPs, or hard or soft processor cores.

2. Design & Construct the combinational circuits using discrete gates andprogrammable logic devices.

3. Describe Verilog model for sequential circuits and test pattern generation

4. Explore the different types of semiconductor memories and their usage for specificchip design

5. Design and synthesis of different types of processor and I/O controllers that are

used in embedded system design

Text Book:

Peter J. Ashenden, “Digital Design: An Embedded Systems Approach UsingVERILOG”, Elesvier, 2010.

Reference Book:

Verilog HDL: A Guide to Digital Design and Synthesis, Second Edition By Samir

Palnitkar.

Sub Title : TRANSFORMATION TECHNIQUES
Sub Code: ELD152 / No. of Credits:4 = 4:0:0(L-T-P) / No. of Lecture hours / week : 4Hrs
Exam Duration : 3 Hrs / CIE + SEE = 50 + 50=100 / Total No. of contact hours : 52

Course objectives:

  1. Analyze transforms using Fourier analysis
  2. Analyze transforms by its applications and properties.
  3. Design and analyze continuous wavelet transform.
  4. Design discrete wavelet transform and analyze multi-rate in wavelet transform.
  5. Analyze different forms of wavelets.

UNIT NO. / SYLLABUS CONTENT / No. of TEACHING HOURS
1 / Fourier Analysis: Vector space, Hilbert spaces, Fourier basis, FT- Limitations of FourierAnalysis, Need for time-frequency analysis, DFT, 2D-DFT: Definition, Properties and Applications, IDFT, Hilbert Transform, STFT / 10 Hours
2 / Transforms: Walsh, Hadamard, Haar and Slant Transforms, DCT, DST, KLT,– definition,properties and applications / 11 Hours
3 / Continuous Wavelet Transform (CWT): Short comings of STFT, Need for wavelets, WaveletBasis- Concept of Scale and its relation with frequency, Continuous time wavelet Transform Equation- Series Expansion using Wavelets- CWT- Tiling of time scale plane for CWT. Important Wavelets: Haar, Mexican Hat, Meyer, Shannon, Daubechies. / 11 Hours
4 / Multi Rate Analysis and DWT: Need for Scaling function – Multi Resolution Analysis, Two-Channel Filter Banks, Perfect Reconstruction Condition, Relationship between Filter Banks and Wavelet Basis, DWT, Structure of DWT Filter Banks, Daubechies Wavelet Function, Applications of DWT. / 10 Hours
5 / Special Topics: Wavelet Packet Transform, Multidimensional Wavelets, Bi-orthogonal basis- B-Splines, Lifting Scheme of Wavelet Generation, Multi Wavelets / 10 Hour

Note: Unit 3 and Unit 4 have internal choice.

Course outcomes:

  1. Analyze transforms using Fourier analysis
  2. Analyze transforms by its applications and properties.
  3. Design and analyze continuous wavelet transform.
  4. Design discrete wavelet transform and analyze multi-rate in wavelet transform.
  5. Analyze different forms of wavelets.

TEXT BOOKS:

·Wavelet Transforms-Introduction theory and applications -Raghuveer M.Rao and Ajit S. Bopardikar, Pearson Edu, Asia, New Delhi, 2003.

·“Insight into Wavelets from Theory to Practice” - Soman. K. P, Ramachandran. K.I, Printice Hall India, First Edition, 2004.

REFERENCE BOOKS:

  1. Fundamentals of Wavelets- Theory, Algorithms and Applications -Jaideva C Goswami, Andrew K Chan, John Wiley & Sons, Inc, Singapore, 1999.
  2. Wavelets and Sub-band Coding -Vetterli M. Kovacevic, PJI, 1995.
  3. Introduction to Wavelets and Wavelet Transforms -C. Sydney Burrus, PHI, First Edition, 1997.
  4. A Wavelet Tour of Signal Processing-Stephen G. Mallat, Academic Press, 2 Ed
  5. Digital Image Processing – S.Jayaraman, S.Esakkirajan, T.Veera Kumar – TMH,2009

Sub Title : ASIC DESIGN
Sub Code: ELD153 / No. of Credits:4 = 4:0:0(L-T-P) / No. of Lecture hours / week : 4Hrs
Exam Duration : 3 Hrs / CIE + SEE = 50 + 50=100 / Total No. of contact hours : 52

Course objectives: This course will enable students to:

  • Explain ASIC methodologies and programmable logic cells to implement a function on IC.
  • Analyse back-end physical design flow, including partitioning, floor-planning,
  • placement, and routing.
  • Gain sufficient theoretical knowledge for carrying out FPGA and ASIC designs.
  • Design CAD algorithms and explain how these concepts interact in ASIC design.

UNIT NO. / SYLLABUS CONTENT / No. of TEACHING HOURS
1 / Introduction to ASICs, Full custom, Semi-custom and Programmable ASICs, ASIC Design flow, ASIC cell libraries.
CMOS Logic: Datapath Logic Cells: Data Path Elements, Adders: Carry skip, Carry bypass, Carry save, Carry select, Conditional sum, Multiplier (Booth encoding), Data path Operators, I/O cells. / 10 Hours
2 / ASIC Library Design: Logical effort: Predicting Delay, Logical area and logical efficiency, Logical paths, Multi stage cells, Optimum delay and number of stages.
Programmable ASIC Logic Cells:
MUX as Boolean function generators, Actel ACT: ACT 1, ACT 2 and ACT 3 Logic Modules, Xilinx LCA: XC3000 CLB, Altera FLEX and MAX. / 11 Hours
3 / Programmable ASIC I/O Cells: Xilinx and Altera I/O Block.
Low-level design entry: Schematic entry: Hierarchical design,
Netlist screener.
ASIC Construction: Physical Design, CAD Tools.
Partitioning: Goals and objectives, Constructive Partitioning, Iterative Partitioning Improvement, KL, FM and Look Ahead algorithms. / 11 Hours
4 / Floor planning and placement: Goals and objectives, Floor planning tools, Channel definition, I/O and Power planning and Clock planning.
Placement: Goals and Objectives, Min-cut Placement algorithm, Iterative Placement Improvement, Physical Design Flow. / 10 Hours
5 / Routing: Global Routing: Goals and objectives, Global Routing Methods, Back-annotation. Detailed Routing: Goals and objectives, Measurement of Channel Density, Left-Edge and Area-Routing Algorithms. Special Routing, Circuit extraction and DRC. / 10 Hour

Note: Unit 2 and Unit 3 have internal choice.

Course outcomes: After studying this course, students will be able to:

1. Describe the concepts of ASIC design methodology, data path elements, logical

effort and FPGA architectures.

2. Analyze the design of FPGAs and ASICs suitable for specific tasks, perform

design entry and explain the physical design flow.

3. Design data path elements for ASIC cell libraries and compute optimum path

delay.

4. Create floorplan including partition and routing with the use of CAD algorithms.

TextBook:

Michael John Sebastian Smith, “Application - Specific Integrated Circuits” Addison-Wesley Professional; 2005.

Reference Books:

1. Neil H.E. Weste, David Harris, and Ayan Banerjee, “CMOS VLSI Design: A Circuitsand Systems Perspective”, 3rd edition, Addison Wesley/ Pearson education, 2011.

2. Vikram Arkalgud Chandrasetty, “VLSI Design: A Practical Guide for FPGA and ASICImplementations”, Springer, 2011, ISBN: 978-1-4614-1119-2.

3. Rakesh Chadha, Bhasker J., “An ASIC Low Power Primer”, Springer, ISBN: 978-1-4614-4270-7.

Sub Title : WIRELESS ADHOC NETWORKS
Sub Code: ELD154 / No. of Credits:4 = 4:0:0(L-T-P) / No. of Lecture hours / week : 4Hrs
Exam Duration : 3 Hrs / CIE + SEE = 50 + 50=100 / Total No. of contact hours : 52

Course objectives:

• To explore the design space and conduct trade-off analysis between performance and resources.

• To determine suitable medium access protocols and radio hardware.

• To learn Provision quality of service, fault-tolerance, security and other dependability requirements while coping with resource constraints.

• To explore the Ad-hoc network concepts by using network simulators.

UNIT NO. / SYLLABUS CONTENT / No. of TEACHING HOURS
1 / Ad hoc Wireless Networks: Introduction, Issues in Ad hoc Wireless Networks, Ad hoc
Wireless Internet; MAC Protocols for Ad hoc Wireless Networks: Introduction, Issues inDesigning a MAC Protocol, Design Goals of MAC Protocols, Classification of MAC protocols,Contention-Based Protocols, Contention-Based Protocols with Reservation Mechanisms,Contention-Based Protocols with Scheduling Mechanisms, MAC Protocols that Use DirectionalAntennas / 10 Hours
2 / Routing Protocols for Ad Hoc Wireless Networks: Introduction, Issues in Designing aRouting Protocol for Ad hoc Wireless Networks; Classification of Routing Protocols; TableDriven Routing Protocols; On-Demand Routing Protocols, Hybrid Routing Protocols,Hierarchical Routing Protocols and Power-Aware Routing Protocols / 11 Hours
3 / Multicast Routing in Ad hoc Wireless Networks: Introduction, Issues in Designing a MulticastRouting Protocol, Operation of Multicast Routing Protocols, An Architecture Reference Modelfor Multicast Routing Protocols, Classifications of Multicast Routing Protocols, Tree-BasedMulticast Routing Protocols and Mesh-Based Multicast Routing Protocols. / 11 Hours
4 / Transport Layer and Security Protocols for Ad hoc Networks: Introduction, Issues inDesigning a Transport Layer Protocol; Design Goals of a Transport Layer Protocol;Classification of Transport Layer Solutions; TCP over Transport Layer Solutions; OtherTransport Layer Protocols for Ad hoc Networks; Security in Ad hoc Wireless Networks, Issuesand Challenges in Security Provisioning, Network Security Attacks, Key Management andSecure Touting Ad hoc Wireless Networks. / 10 Hours
5 / Quality of Service and Energy Management in Ad hoc Wireless Networks
Introduction, Issues and Challenges in Providing QoS in Ad hoc Wireless Networks,
Classification of QoS Solutions, MAC Layer Solutions, Network Layer Solutions; EnergyManagement in Ad hoc Wireless Networks: Introduction, Need for Energy Management in Adhoc Wireless Networks, Classification of Energy Management Schemes, Battery ManagementSchemes, Transmission Management Schemes, System Power Management Schemes. / 10 Hour

Note: Unit 3 and Unit 4 have internal choice.